|
公司基本資料信息
|
設計依據:
l CPCI Specification PICMG 2.0 R3.0 (October 1, 1999)
l CPCI Hot Swap Specification PICMG 2.1 R1.0 (August 3, 1998)
l CPCI System Management Specification PICMG 2.9 R1.0 (February 2, 2000)
l Keying of CPCI Boards and Backplanes PICMG 2.10 R1.0 (October 1, 1999)
l CPCI Power Interface Specification PICMG 2.11 R1.0 (October1, 1999)
總線結構:
P5 |
Rear IO |
|||||||
P4 |
||||||||
P3 |
||||||||
P2 |
64bit\33MHz CPCI Bus |
|||||||
P1 |
||||||||
Slot |
1 |
2 |
3 |
4 |
5 |
6 |
7 |
8 |
系統 |
外圍槽 |
技術參數:
l 槽數: 1 System Slot +7 Peripheral slots;
l 結構尺寸: 262.05 x 161.72 x 3.8mm(H×W×T);
l 電源輸入方式:M3接線柱方式;
l 背板最大電壓降: <20mV;
l V(I/O): +3.3V / +5V可選,出廠默認+5V;
l 單端阻抗: 65ohm ±10% for trace.
l 工作溫度: 0℃ ~ +55℃
l 貯存溫度: -40℃ ~ +85℃
l MTBF: 700,000h